Posts

Attend our special evening event on February 27th at @dvcon US 2018 to hear a panel of passionate verification engineers and managers share their perspective on the most successful deployment of formal verification. Don’t miss participating in our Formal Challenge with a chance to win a fun prize! #dvcon #dvcon_us http://okt.to/tOCip7

Event Details | DVCon
Successful users of formal verification often fall into one of two camps: The deep Property Verification advocates and the Broad Formal Apps advocates. In terms of impact on the verification cycle - reducing verification time/effort and finding more bugs - which approach has been most successful: do...
okt.to

Missed the 2018 HSPICE SIG event? Not to worry—the videolog is now online! Hear AMD, NVIDIA, and Synopsys experts discuss advancements in circuit verification techniques, including using Machine Learning, for accelerating robust AMS designs.
http://okt.to/yy6BCX

2018 HSPICE SIG videos, videolog
The 2018 HSPICE SIG presentations focused on advancements in circuit verification techniques, including using Machine Learning, for accelerating robust AMS designs.
okt.to
See All
Photos
Image may contain: night and text
No automatic alt text available.
Image may contain: 1 person, smiling, skyscraper, phone, text, outdoor and closeup
See All
Posts

Today, we Expanded our Photonic Design Solution with the Acquisition of PhoeniX Software
http://okt.to/OyKChs

Image may contain: night and text

Attend our keynote presentation at @dvcon US 2018 on February 27th to learn how new growth segments in the industry, such as Automotive, IoT, Networking, 5G Mobile, etc. are fundamentally changing the requirements for verification. #dvcon #dvcon_us http://okt.to/I7pcYC

Event Details | DVCon
Stay up to date with DVCon US and receive periodic email updates regarding upcoming deadlines and important information.
okt.to

Hear industry experts share their viewpoints on what is driving SoC complexity as well as discussions about the latest developments in the verification landscape at our February 27th luncheon at @dvcon US 2018. #dvcon #dvcon_us http://okt.to/ZbXU93

DVCon U.S. 2018
DVCon U.S. 2018
okt.to

Need to accelerate software development today? See how Synopsys’ ARC HS Development Kit can help your ARC-based system: http://okt.to/hcW59n

Synopsys' New ARC HS Development Kit Accelerates Software Development for ARC-based Systems
Highlights: Quad-core ARC HS Development Kit operates at speeds up to 1GHz and offers a rich set of interfaces to enable early software development for ARC HS3x-based systems The Development Kit...
okt.to

Don’t miss the HSPICE SIG dinner event on January 31 in Santa Clara! Mingle with HSPICE R&D, see HIP partner demos, and hear AMD, NVIDIA and Synopsys experts discuss advancements in circuit verification techniques, including using Machine Learning, for accelerating robust AMS designs. Register now! http://okt.to/Tk7y90&

HSPICE SIG 2018 - Santa Clara
The Synopsys HSPICE special interest group (SIG) is an active community for all HSPICE users and design engineers who want to stay connected with the
okt.to

We’re proud to be a Gold Sponsor at @dvcon US 2018 on February 26th – March 1st at the @doubletreebyhiltonsanjose! Click below to register today! #dvcon #dvcon_us https://dvcon.org/rates

DVCon U.S. 2018
DVCon U.S. 2018
okt.to

Learn about IP requirements for the new evolving integrated ADAS SoC architecture. http://okt.to/ftVP4I

Image may contain: car and text

Need to implement security into your SoC design? Learn how to protect your embedded application against malware, device tampering, and more in our new webinar: http://okt.to/hMTsbD

Event Registration (EVENT: 1573335 - SESSION: 1)
Believe the Hype - Make Securing Your SoC a Proactive Affair
okt.to

Designing a SoC for low-power IoT applications? Learn how Synopsys’ Foundation IP and SMIC’s 40LL & 40ULP process technologies can help your design in our new webinar: http://bit.ly/SMIC_FoundationIP_Webinar

Event Registration
event.on24.com

Learn how data converter IP provides ultra-low power operation and IoT design flexibility. Attend webinar. http://okt.to/HRNk1H

Image may contain: one or more people and text

Designing a secured SoC? Learn how you can pevent outside threats and related risks with DesignWare Security IP: http://okt.to/6DkvZi

Using Threat Models and Risk Assessments to Define Device Security Requirements
The proliferation of attacks, breaches and malicious ransomware makes many designers realize they need to secure their products and ecosystems. This article describes types of threats most common today, provides guidance on which ones are relevant by determining the threats and related risk, and sug...
okt.to

Implementing security into your SoC? Learn how a hardware Root of Trust can protect your connected devices: http://okt.to/DzpOwz

Understanding Hardware Roots of Trust
As consumers, we are becoming more dependent on the connected devices. Devices such as smart phones, watches and home automation systems, to name a few, are becoming part of our everyday life and we expect them to operate correctly while protecting our personal information.
okt.to
Synopsys
January 10

Today, Synopsys expanded its DesignWare IP portfolio with the acquisition of Kilopass Technology: http://okt.to/hOMrE4

No automatic alt text available.

Using USB 3.1 in your design? See how Synopsys tests its DesignWare USB 3.1 IP with Interoperability Tree Testing: http://okt.to/V1wl9s

USB 3.1 Interoperability Tree Testing with DesignWare® USB IP
Join Eric Huang as he explains how Synopsys performs Interoperability Tree Testing to test DesignWare's USB 3.1 IP robustness. The Interoperability Tree, whi...
okt.to

Need proven USB 3.1 IP for your SoC design? Learn how Synopsys tests its DesignWare USB 3.1 IP host for robustness: http://okt.to/gdOwf9

How Synopsys Ensures Robust USB 3.1 Functionality Beyond the Spec
Join Eric Huang as he explains how Synopsys tests to ensure that the DesignWare USB 3.1 host is robust, including tests that automatically plug in and unplug...
okt.to